Arrhythmia insensitive rapid cardiacT1mapping pulse sequence

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Arrhythmia insensitive rapid cardiac T1 mapping pulse sequence

PURPOSE To develop an arrhythmia-insensitive rapid (AIR) cardiac T1 mapping pulse sequence for quantification of diffuse fibrosis. METHODS An arrhythmia-insensitive cardiac T1 mapping pulse sequence was developed based on saturation recovery T1 weighting, which is inherently insensitive to heart rate and rhythm, and two single-shot balanced steady-state free precession image acquisitions with...

متن کامل

A B1-insensitive High Resolution 2D T1 Mapping Pulse Sequence for Radial dGEMRIC of the Hip at 3T

Introduction Femoroacetabular impingement (FAI) [1] is a medical condition in which the abnormal contact between the acetabular rim and femoral neck causes labral and chondral damage that progress over time and can result in osteoarthritis (OA) of the hip. In FAI, detection of cartilage damage in its early stages is critical to the success of joint preserving surgeries aimed at correcting the b...

متن کامل

Acquisition & Reconstruction Pulse Sequence Modules

Highlights: • Contrast-preparation pulse-sequence modules provide a flexible means to achieve a variety of useful contrast behaviors in MRI. • Inversion-recovery contrast preparation is useful for obtaining strong T1-weighted contrast or for suppressing the signal from one or more tissues based on their associated T1 relaxation times. • Driven-equilibrium contrast preparation can provide T2-wei...

متن کامل

LYSIG : Dataflow Oriented Delay - Insensitive Processor for Rapid

As the one-chip integration of HW-modules designed by different companies becomes more and more popular reliability of a HW-design and evaluation of the timing behavior during the prototype stage are absolutely necessary. One way to guarantee reliability is the use of robust design styles, e.g., delay-insensitivity. For early timing evaluation two aspects must be considered: a) The timing needs...

متن کامل

LYSIG : Dataflow Oriented Delay - Insensitive Processor for Rapid Prototyping

As the one-chip integration of HW-modules designed by different companies becomes more and more popular reliability of a HW-design and evaluation of the timing behavior during the prototype stage are absolutely necessary. One way to guarantee reliability is the use of robust design styles, e.g., delay-insensitivity. For early timing evaluation two aspects must be considered: a) The timing needs...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Magnetic Resonance in Medicine

سال: 2012

ISSN: 0740-3194

DOI: 10.1002/mrm.24586